

<b>PCN Number:</b>	20150902006	<b>PCN Date:</b>	09/10/2015
<b>Title:</b>	F28M35x Die Revision Change		
<b>Customer Contact:</b>	<a href="#">PCN Manager</a>	<b>Dept:</b>	Quality Services
<b>Proposed 1<sup>st</sup> Ship Date:</b>	12/10/2015	<b>Estimated Sample Availability:</b>	Date provided at sample request.
<b>Change Type:</b>			
<input type="checkbox"/>	Assembly Site	<input type="checkbox"/>	Assembly Process
<input checked="" type="checkbox"/>	Design	<input type="checkbox"/>	Electrical Specification
<input type="checkbox"/>	Test Site	<input type="checkbox"/>	Packing/Shipping/Labeling
<input type="checkbox"/>	Wafer Bump Site	<input type="checkbox"/>	Wafer Bump Material
<input type="checkbox"/>	Wafer Fab Site	<input type="checkbox"/>	Wafer Fab Materials
<input type="checkbox"/>		<input type="checkbox"/>	Part number change

**PCN Details**

**Description of Change:**

This notification is to announce a die revision and datasheet change to the devices listed in the Product Affected Section of this document. Design changes are summarized below:

Errata Description	Errata on Die Rev B	Errata on Die Rev E
HWBIST: C28x HWBIST Should Not be Used	Yes	No
Crystal: Maximum Equivalent Series Resistance (ESR) Values are Reduced	Yes	No
XRSn may Toggle During Power Up	Yes	No
Cortex-M3 Flash: C28x Reset While C28x Holding Pump Ownership Can Cause Erroneous Cortex-M3 Flash Reads	Yes	No
Flash Pump power down: Software sequence must be followed to power down the Flash Pump	No	Yes

The Die Revision and the datasheet number will be changing:

<b>Current</b>			<b>New</b>		
Die Revision	Datasheet Number	Errata	Die Revision	Datasheet Number	Errata
B	SPRS742H	SPRZ357J	<b>E</b>	<b>SPRS742I</b>	<b>SPRZ357K</b>

The product datasheet(s) is updated as seen in the change revision history below:



F28M35H52C, F28M35H22C, F28M35M52C, F28M35M22C, F28M35M20B, F28M35E20B

SPRS742I – JUNE 2011 – REVISED JUNE 2015

**F28M35x Concerto™ Microcontrollers**

**Changes from February 28, 2014 to June 8, 2015 (from H Revision (FEBRUARY 2014) to I Revision) Page**

• <b>Global:</b> Updated temperature options. ....	<u><a href="#">1</a></u>
• <b>Global:</b> The Q temperature range is available <b>only</b> on the F28M35H52C device. ....	<u><a href="#">1</a></u>
• <b>Global:</b> Changed "CAN 2.0" to "ISO11898-1 (CAN 2.0B)". ....	<u><a href="#">1</a></u>
• <b>Global:</b> Restructured document. ....	<u><a href="#">1</a></u>
• <b>Global:</b> Removed MICROWIRE. ....	<u><a href="#">1</a></u>
• <b>Global:</b> Replaced "Philips® I <sup>2</sup> C-Bus Specification Version 2.1" with "NXP® I <sup>2</sup> C-bus specification and user manual (UM10204)". ....	<u><a href="#">1</a></u>
• <b>Section 1.1 (Features):</b> Removed "Cortex-M3 Core Hardware Built-in Self-Test" feature. ....	<u><a href="#">1</a></u>
• <b>Section 1.1:</b> Updated "Controller Area Networks (CANs)" feature. ....	<u><a href="#">1</a></u>
• <b>Section 1.1:</b> Added "Temperature Options" feature. ....	<u><a href="#">1</a></u>
• <b>Table 3-1 (Device Comparison):</b> Updated temperature options. ....	<u><a href="#">7</a></u>
• <b>Table 3-1:</b> The Q temperature range is available <b>only</b> on the F28M35H52C device. ....	<u><a href="#">7</a></u>
• <b>Table 3-1:</b> Updated package availability. ....	<u><a href="#">7</a></u>
• <b>Table 3-1:</b> Removed "Product status" row and associated footnote. ....	<u><a href="#">7</a></u>
• <b>Table 3-1:</b> Added "FPU" row under "Control Subsystem — C28x". ....	<u><a href="#">7</a></u>
• <b>Table 3-1:</b> Added "VCU" row under "Control Subsystem — C28x". ....	<u><a href="#">7</a></u>
• <b>Table 3-1:</b> Added footnote about CAN. ....	<u><a href="#">9</a></u>
• <b>Table 3-1:</b> Added footnote about EPI. ....	<u><a href="#">9</a></u>
• <b>Table 4-1 (Signal Descriptions):</b> Updated DESCRIPTION of PF6_GPIO38, PG6_GPIO46, XRS, and ARS. ....	<u><a href="#">11</a></u>
• <b>Section 5.1 (Absolute Maximum Ratings):</b> Moved Storage temperature (T <sub>stg</sub> ) from <b>Section 5.2</b> to "Absolute Maximum Ratings" section. ....	<u><a href="#">31</a></u>
• <b>Section 5.2 (ESD Ratings):</b> Changed section title from "Handling Ratings" to "ESD Ratings". ....	<u><a href="#">31</a></u>
• <b>Section 5.2:</b> Updated section. ....	<u><a href="#">31</a></u>
• <b>Section 5.3 (Recommended Operating Conditions):</b> Moved V <sub>IL</sub> , V <sub>IH</sub> , I <sub>OL</sub> , and I <sub>OH</sub> to <b>Section 5.4</b> . ....	<u><a href="#">32</a></u>
• <b>Section 5.3:</b> Updated temperature ranges. ....	<u><a href="#">32</a></u>
• <b>Section 5.3:</b> Added footnote referencing the <i>Calculating Useful Lifetimes of Embedded Processors Application Report</i> (SPRABX4). ....	<u><a href="#">32</a></u>
• <b>Section 5.4 (Electrical Characteristics):</b> Added V <sub>IL</sub> , V <sub>IH</sub> , I <sub>OL</sub> , and I <sub>OH</sub> . ....	<u><a href="#">33</a></u>
• <b>Section 5.5 (Power Consumption Summary):</b> Changed section title from "Current Consumption" to "Power Consumption Summary". ....	<u><a href="#">34</a></u>
• <b>Table 5-1 (Current Consumption at 150-MHz C28x SYSCLKOUT and 75-MHz M3SSCLK):</b> Updated MAX I <sub>DDIO</sub> values for SLEEP IDLE mode, SLEEP STANDBY mode, and DEEP SLEEP STANDBY mode. ....	<u><a href="#">34</a></u>
• <b>Section 5.8 (Timing and Switching Characteristics):</b> Added section. ....	<u><a href="#">40</a></u>
• <b>Section 5.8.1 (Power Sequencing):</b> Removed "(for analog pins, this value is 0.7 V above V <sub>DDA</sub> )" from "There is no power sequencing requirement needed ..." paragraph. ....	<u><a href="#">40</a></u>
• <b>Figure 5-1 (Power-On Reset):</b> Updated t <sub>w(RSL1)</sub> . Added t <sub>w(RSL2)</sub> . ....	<u><a href="#">40</a></u>
• <b>Figure 5-1:</b> Updated footnote about XRS pin. ....	<u><a href="#">40</a></u>
• <b>Table 5-5 (Reset (XRS) Timing Requirements):</b> Updated description of t <sub>w(RSL2)</sub> . ....	<u><a href="#">41</a></u>
• <b>Table 5-6 (Reset (XRS) Switching Characteristics):</b> t <sub>OSCT</sub> : Removed MIN value of 1 ms. Changed TYP value from 10 ms to 2 ms. ....	<u><a href="#">41</a></u>
• <b>Section 5.8.1.1 (Power Management and Supervisory Circuit Solutions):</b> Removed "Power Management and Supervisory Circuit Solutions" table (Table 6-17 in SPRS742H). ....	<u><a href="#">41</a></u>
• <b>Section 5.8.2.1 (Changing the Frequency of the Main PLL):</b> Updated section. ....	<u><a href="#">42</a></u>
• <b>Table 5-9 (Crystal Oscillator Electrical Characteristics):</b> Added table. ....	<u><a href="#">42</a></u>
• <b>Table 5-14 (PLL Lock Times):</b> Updated footnote. ....	<u><a href="#">43</a></u>
• <b>Section 5.8.4 (Flash Timing – Master Subsystem):</b> Removed "Master Subsystem – Flash/OTP Endurance for T Temperature Material" table (Table 6-18 in SPRS742H). ....	<u><a href="#">46</a></u>
• <b>Section 5.8.4:</b> Removed "Master Subsystem – Flash/OTP Endurance for S Temperature Material" table (Table 6-19 in SPRS742H). ....	<u><a href="#">46</a></u>
• <b>Section 5.8.4:</b> Removed "Master Subsystem – Flash Parameters at 75 MHz" table (Table 6-22 in SPRS742H). ....	<u><a href="#">46</a></u>
• <b>Section 5.8.4:</b> Removed "Master Subsystem – Flash Parameters at 100 MHz" table (Table 6-23 in SPRS742H). ..	<u><a href="#">46</a></u>
• <b>Table 5-18 (Master Subsystem – Flash/OTP Endurance):</b> Changed title from "Master Subsystem – Flash/OTP Endurance for Q Temperature Material" to "Master Subsystem – Flash/OTP Endurance". ....	<u><a href="#">46</a></u>

- [Table 5-18: Removed "ERASE/PROGRAM TEMPERATURE" column. .... 46](#)
- [Table 5-18: Removed footnote. .... 46](#)
- [Table 5-19 \(Master Subsystem – Flash Parameters\): Changed title from "Master Subsystem – Flash Parameters at 60 MHz" to "Master Subsystem – Flash Parameters". .... 46](#)
- [Table 5-19: Updated table. .... 46](#)
- [Table 5-19: Added footnotes about Program time and Erase time. .... 46](#)
- [Section 5.8.5 \(Flash Timing – Control Subsystem\): Removed "Control Subsystem – Flash/OTP Endurance for T Temperature Material" table \(Table 6-27 in SPRS742H\). .... 48](#)
- [Section 5.8.5: Removed "Control Subsystem – Flash/OTP Endurance for S Temperature Material" table \(Table 6-28 in SPRS742H\). .... 48](#)
- [Section 5.8.5: Removed "Control Subsystem – Flash Parameters at 100 MHz" table \(Table 6-31 in SPRS742H\). ... 48](#)
- [Section 5.8.5: Removed "Control Subsystem – Flash Parameters at 150 MHz" table \(Table 6-32 in SPRS742H\). ... 48](#)
- [Table 5-23 \(Control Subsystem – Flash/OTP Endurance\): Changed title from "Control Subsystem – Flash/OTP Endurance for Q Temperature Material" to "Control Subsystem – Flash/OTP Endurance". .... 48](#)
- [Table 5-23: Removed "ERASE/PROGRAM TEMPERATURE" column. .... 48](#)
- [Table 5-23: Removed footnote. .... 48](#)
- [Table 5-24 \(Control Subsystem – Flash Parameters\): Changed title from "Control Subsystem – Flash Parameters at 60 MHz" to "Control Subsystem – Flash Parameters". .... 48](#)
- [Table 5-24: Updated table. .... 48](#)
- [Table 5-24: Added footnotes about Program time and Erase time. .... 48](#)
- [Section 5.10.4 \(Cortex-M3 Controller Area Network\): Added NOTE about CAN and D\\_CAN. .... 106](#)
- [Section 6 \(Detailed Description\): Changed section title from "Device Overview" to "Detailed Description". .... 150](#)
- [Table 6-2 \(Control Subsystem Peripheral Frame 0\): Changed title from "Control Subsystem Peripheral Frame 0 \(Includes Analog\)" to "Control Subsystem Peripheral Frame 0". .... 151](#)
- [Table 6-2: 0000 1780 – 0000 17FF: Changed register name from "C Hardware Logic BIST Registers" to "Hardware BIST Registers". .... 151](#)
- [Table 6-10 \(Master Subsystem Peripherals\): 400F B000 – 400F B1FF: Changed "PBIST Control Registers" to "Reserved". .... 158](#)
- [Table 6-10: 400F BB00 – 400F BBFF: Changed "M HWBIST Registers" to "Reserved". .... 158](#)
- [Section 6.2 \(Master Subsystem\): Removed "Cortex-M3 Core Hardware Built-In Self-Test" section \(Section 3.3.2 in SPRS742H\). .... 161](#)
- [Table 6-13 \(Interrupts from NVIC to Cortex-M3\): Interrupt Number 91: Changed "PBIST Done" to "Reserved". ... 163](#)
- [Section 6.3.2 \(C28x Core Hardware Built-In Self-Test\): Updated section. .... 169](#)
- [Section 6.8.3 \(Analog and Digital Subsystems' Power-On-Reset Functionality\): Added statement clarifying that POR is always enabled. .... 183](#)
- [Figure 6-7 \(Connecting Input Clocks to a Concerto Device\): Updated figure ..... 184](#)
- [Section 6.9.3 \(External Oscillators \(Pins X1 and XCLKIN\)\): Updated section..... 185](#)
- [Section 6.9.4 \(Main PLL\): Changed the maximum Main PLL output clock from 550 MHz to 300 MHz. .... 185](#)
- [Figure 6-8 \(Main PLL\): Changed the maximum Main PLL output clock from 550 MHz to 300 MHz. .... 186](#)
- [Section 6.11.3 \(C28x STANDBY Mode\): Changed MTOCIPCINT1 to MTOCIPCINT2 ..... 201](#)
- [Section 6.15.2 \(GPIO\\_MUX2\): Replaced "GPG" with "GPE" \(for example, replaced "GPGMUX1" with "GPEMUX1". Replaced "register set G" with "register set E". .... 216](#)
- [Figure 6-17 \(Pin Muxing on AIO\\_MUX1, AIO\\_MUX2, and GPIO\\_MUX2\): Replaced "GPG" with "GPE". .... 217](#)
- [Figure 7-1 \(Device Nomenclature\): Updated TEMPERATURE RANGE. .... 227](#)
- [Section 7.2 \(Documentation Support\): Added reference documents ..... 228](#)

These changes may be reviewed at the datasheet links provided:

<http://www.ti.com/lit/ds/symlink/f28m35h52c.pdf>

**Reason for Change:**

Improved product performance

**Anticipated impact on Form, Fit, Function, Quality or Reliability (positive / negative):**

None

**Changes to product identification resulting from this PCN:**

Die Rev designator will change as shown in the table and sample label below:

Current	New
Die Rev [2P]	Die Rev [2P]
<b>B</b>	<b>E</b>

Sample product shipping label to indicate die rev location (not actual product label)



MADE IN: Malaysia  
2DC: 20:



(1P) SN74LS07NSR  
(Q) 2000 (D) 0336  
(31T) LOT: 3959047MLA  
(4W) TKY (1T) 7523483SI2  
(P)  
(2P) REV: (V) 0033317  
(20L) CSO: SHE (21L) CCO:USA  
(22L) ASO: MLA (23L) ACO: MYS

MSL 2 / 260C / 1 YEAR SEAL DT  
MSL 1 / 235C / UNLIM 03/29/04

OPT:  
ITEM:  
LBL: 5A (L) TO: 1750

**Product Affected:**

F28M35E20B1RFPS	F28M35H22C1RFPT	F28M35M20B1RFPS	F28M35M22C1RFPT
F28M35E20B1RFPT	F28M35H52C1RFPS	F28M35M20B1RFPT	F28M35M52C1RFPS
F28M35H22C1RFPS	F28M35H52C1RFPT	F28M35M22C1RFPS	F28M35M52C1RFPT

**Qualification Report**

**Sonata 144 RFP - Rev E silicon**  
**Approve Date 26-Mar-2015**

**Product Attributes**

Attributes	Qual Device: F28M35H52C1RFPT Rev E silicon
Assembly Site	PHI (TIPI)
Package Family	HTQFP

**Qualification Results**

Data Displayed as: Number of lots / Total sample size / Total failed

Type	Test Name / Condition	Duration	Qual Device: F28M35H52C1RFPT Rev E silicon
CDM	ESD - CDM - Q100	+/-500V/All Other Pins	1/3/0
CDM	ESD - CDM - Q100	+/-750V/Corner Pins	1/3/0
HBM	ESD - HBM - Q100	+/-2000V	1/3/0
LU	Latch-up	+/-100mA/125C	1/6/0

Quality and Environmental data is available at TI's external Web site: <http://www.ti.com/>  
Green/Pb-free Status:  
Qualified Pb-Free (SMT) and Green

For questions regarding this notice, e-mails can be sent to the regional contacts shown below, or you can contact your local Field Sales Representative.

Location	E-Mail
USA	<a href="mailto:PCNAmericasContact@list.ti.com">PCNAmericasContact@list.ti.com</a>
Europe	<a href="mailto:PCNEuropeContact@list.ti.com">PCNEuropeContact@list.ti.com</a>
Asia Pacific	<a href="mailto:PCNAsiaContact@list.ti.com">PCNAsiaContact@list.ti.com</a>
Japan	<a href="mailto:PCNJapanContact@list.ti.com">PCNJapanContact@list.ti.com</a>